JP2552313Y2 - 表示エリア補正回路 - Google Patents
表示エリア補正回路Info
- Publication number
- JP2552313Y2 JP2552313Y2 JP1990119261U JP11926190U JP2552313Y2 JP 2552313 Y2 JP2552313 Y2 JP 2552313Y2 JP 1990119261 U JP1990119261 U JP 1990119261U JP 11926190 U JP11926190 U JP 11926190U JP 2552313 Y2 JP2552313 Y2 JP 2552313Y2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- circuit
- sampling
- video signal
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000005070 sampling Methods 0.000 claims description 22
- 238000001514 detection method Methods 0.000 claims description 15
- 230000010355 oscillation Effects 0.000 description 8
- 239000002131 composite material Substances 0.000 description 6
- 230000003111 delayed effect Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 6
- 239000004973 liquid crystal related substance Substances 0.000 description 6
- 238000006243 chemical reaction Methods 0.000 description 4
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 230000010363 phase shift Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Landscapes
- Liquid Crystal Display Device Control (AREA)
- Transforming Electric Information Into Light Information (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1990119261U JP2552313Y2 (ja) | 1990-11-14 | 1990-11-14 | 表示エリア補正回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1990119261U JP2552313Y2 (ja) | 1990-11-14 | 1990-11-14 | 表示エリア補正回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0475390U JPH0475390U (en]) | 1992-07-01 |
JP2552313Y2 true JP2552313Y2 (ja) | 1997-10-29 |
Family
ID=31867229
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1990119261U Expired - Lifetime JP2552313Y2 (ja) | 1990-11-14 | 1990-11-14 | 表示エリア補正回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2552313Y2 (en]) |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5699392A (en) * | 1980-01-09 | 1981-08-10 | Matsushita Electric Ind Co Ltd | Tv signal display unit |
JPH0752843B2 (ja) * | 1983-10-04 | 1995-06-05 | 日本電信電話株式会社 | Pll回路 |
-
1990
- 1990-11-14 JP JP1990119261U patent/JP2552313Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH0475390U (en]) | 1992-07-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3395818B2 (ja) | Pll回路とそれを用いた信号処理装置 | |
JPH0419907Y2 (en]) | ||
JPS6277770A (ja) | ビデオ信号のサンプリングクロツク発生回路 | |
EP0189319A2 (en) | Phase-locked loop | |
JP3615734B2 (ja) | 基準クロック信号に周波数同期されたクロック信号を生成する回路装置 | |
JPH0467372B2 (en]) | ||
AU709396B2 (en) | PLL circuit for digital display apparatus | |
JP2552313Y2 (ja) | 表示エリア補正回路 | |
EP0756799A1 (en) | Device for deriving a clock signal from a synchronizing signal and a video recorder provided with the device | |
JPS6098727A (ja) | 同期はずれ検出回路 | |
JPS6161308B2 (en]) | ||
JP2693047B2 (ja) | 基準信号作成回路 | |
JPS6156585A (ja) | 時間軸補正装置のクロツク発生回路 | |
JP2713063B2 (ja) | デジタル画像生成装置 | |
JP2645039B2 (ja) | 位相同期ループ回路 | |
JPH07120944B2 (ja) | Pll回路 | |
JPH1188156A (ja) | クロック生成用pll回路 | |
KR100207633B1 (ko) | 위상동기루프회로 | |
JPH0758633A (ja) | Pll回路 | |
JPH05300470A (ja) | クロック信号生成回路 | |
JPH04207865A (ja) | 同期信号発生回路 | |
JPS59224928A (ja) | パルス発生回路 | |
JPS6281175A (ja) | 水平同期信号再生回路 | |
JPH01115275A (ja) | 同期回路 | |
JPH02311094A (ja) | 位相同期ループ回路 |